



Tentative

# **TFT LCD Tentative Specification**

**MODEL NO.: V315B1** 

LCD TV Head Division			
AVP	郭振隆		

QRA Dept.	TVHD / PDD				
QNA Dept.	DDIII	DDII	DDI		
Approval	Approval	Approval	Approval		
陳永一	李汪洋	藍文錦	林文聰		

LCD TV Marketing and Product Management Division						
Product Manager	陳立宜	姜禮輝				





**Tentative** 

# - CONTENTS -

REVISION HISTORY	3
1. GENERAL DESCRIPTION 1.1 OVERVIEW 1.2 FEATURES 1.3 APPLICATION 1.4 GENERAL SPECIFICATIONS 1.5 MECHANICAL SPECIFICATIONS	4
2. ABSOLUTE MAXIMUM RATINGS 2.1 ABSOLUTE RATINGS OF ENVIRONMENT 2.2 ELECTRICAL ABSOLUTE RATINGS 2.2.1 TFT LCD MODULE 2.2.2 BACKLIGHT UNIT	5
3. ELECTRICAL CHARACTERISTICS 3.1 TFT LCD MODULE 3.2 BACKLIGHT INVERTER UNIT 3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHA 3.2.2 INVERTER CHARACTERISTICS 3.2.3 INVERTER INTERFACE CHARACTERISTICS	
4. BLOCK DIAGRAM 4.1 TFT LCD MODULE	
5. INTERFACE PIN CONNECTION 5.1 TFT LCD MODULE 5.2 BACKLIGHT UNIT 5.3 INVERTER UNIT 5.4 BLOCK DIAGRAM OF INTERFACE 5.5 LVDS INTERFACE 5.6 COLOR DATA INPUT ASSIGNMENT	
6. INTERFACE TIMING 6.1 INPUT SIGNAL TIMING SPECIFICATIONS 6.2 POWER ON/OFF SEQUENCE	18
7. OPTICAL CHARACTERISTICS 7.1 TEST CONDITIONS 7.2 OPTICAL SPECIFICATIONS	21
8. PRECAUTIONS 8.1 ASSEMBLY AND HANDLING PRECAUTIONS 8.2 SAFETY PRECAUTIONS	25
9. MECHANICAL CHARACTERISTICS	26



**Tentative** 

**②** 

# **REVISION HISTORY**

Version	Date	Page (New)	Section	Description
Ver 0.0	May 12,'06	All	All	Tentative Specification was first issued.
		2		
	N			

**Tentative** 

# 1. GENERAL DESCRIPTION

#### 1.1 OVERVIEW

V315B1- L01 is a 31.5" TFT Liquid Crystal Display module with 16-CCFL Backlight unit and 1ch-LVDS interface. This module supports 1366 x 768 WXGA format and can display true 16.7M colors (8-bit colors). The inverter module for backlight is built-in.

#### **1.2 FEATURES**

- -High brightness (500 nits)
- Ultra-high contrast ratio (1500:1)
- Faster response time (gray to gray average 8ms)
- High color saturation NTSC 72%
- Ultra wide viewing angle: 176(H)/176(V) (CR>20) with Super MVA technology
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- 180 degree rotation display (option)
- Color reproduction (nature color)
- Low color shift function

#### 1.3 APPLICATION

- TFT LCD TVs
- Multi-Media Display

# 1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	697.6845 (H) x 392.256 (V) (31.51" diagonal)	mm	(1)
Bezel Opening Area	703.8 (H) x 398.4 (V)	mm	(1)
Driver Element	a-si TFT active matrix	-	
Pixel Number	1366 x R.G.B. x 768	pixel	
Pixel Pitch (Sub Pixel)	1.53225 (H) x 0.51075 (V)	mm	
Pixel Arrangement	RGB vertical stripe	ı	
Display Colors	16.7M	color	
Display Operation Mode	Transmissive mode / Normally black	ı	
Surface Treatment	Anti-Glare coating (Haze 25%), Hard coating (3H)	ı	

#### 1.5 MECHANICAL SPECIFICATIONS

It	Item		Тур.	Max.	Unit	Note
	Horizontal(H)	759	760	761	mm	(1)
Module Size	Vertical(V)	449	450	451	mm	(1)
Iviodule Size	Depth(D)	36.95	37.95	38.95	mm	To PCB cover
Depth(D)		46.4	47.4	48.4	mm	To inverter cover
W	eight	6300	6500	6700	g	

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

**Tentative** 

#### 2. ABSOLUTE MAXIMUM RATINGS


#### 2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Va	Unit	Note	
item	Syllibol	Min.	Max.	Offic	Note
Storage Temperature	T <sub>ST</sub>	-20	+60	°C	(1)
Operating Ambient Temperature	T <sub>OP</sub>	0	+50	°C	(1), (2)
Shock (Non-Operating)	S <sub>NOP</sub>	-	50	G	(3), (5)
Vibration (Non-Operating)	$V_{NOP}$	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

- (a) 90 %RH Max. (Ta  $\leq$  40 °C).
- (b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).
- (c) No condensation.
- Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 60 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 60 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.
- Note (3) 11 ms, half sine wave, 1 time for  $\pm$  X,  $\pm$  Y,  $\pm$  Z.
- Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.
- Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.







**Tentative** 

#### 2.2 ELECTRICAL ABSOLUTE RATINGS

#### 2.2.1 TFT LCD MODULE

Item	Symbol	Va	lue	Unit	Note	
item	Symbol	Min.	Max.	Offic		
Power Supply Voltage	Vcc	-0.3	6.0	V	(1)	
Input Signal Voltage	VIN	-0.3	3.6	V	(1)	

# 2.2.2 BACKLIGHT UNIT

Item	Symbol	Symbol		Unit	Note
item	Syllibol	Min.	Max.	o iii	Note
Lamp Voltage	$V_{W}$		3000	$V_{RMS}$	
Power Supply Voltage	$V_{BL}$	0	30	V	(1)
Control Signal Level	_	-0.3	7	V	(1), (3)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals includes Backlight On/Off Control, Internal PWM Control, External PWM Control and Internal/External PWM Selection.





**Tentative** 

# 3. ELECTRICAL CHARACTERISTICS


#### 3.1 TFT LCD MODULE

Ta =  $25 \pm 2$  °C


	Paramet	or	Symbol		Value	Unit	Note	
		Symbol	Min.	Тур.	Max.	Offic	Note	
Power Su	pply Voltage		V <sub>cc</sub>	4.5	5.0	5.5	V	(1)
Power Su	pply Ripple Vo	Itage	$V_{RP}$	-	-	100	mV	
Rush Curi	rent		I <sub>RUSH</sub>	-	-	3.5	Α	(2)
		White		-	1.60	2.0	Α	
Power Su	pply Current	Black	I <sub>cc</sub>	-	1.00	-	Α	(3)
		Vertical Stripe		•	1.30	-	Α	
	Differential In		$V_{LVTH}$	-		+100	mV	
LVDS	Threshold Vol	0						
Interface	Differential Input Low Threshold Voltage		$V_{\text{LVTL}}$	-100	-	-	mV	
Common Input Voltage		$V_{LVC}$	1.125	1.25	1.375	V		
	Terminating Resistor		R <sub>T</sub>	-	100	-	ohm	
CMOS	Input High Threshold Voltage		V <sub>IH</sub>	2.7	-	3.3	V	
interface	Input Low Thr	eshold Voltage	V <sub>IL</sub>	0	- 4	0.7	V	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:



# Vcc rising time is 470us







Global LCD Panel Exchange Center

Issued Date: May 12, 2006 Model No.: <u>V315B1 - L01</u>

Tentative

Note (3) The specified power supply current is under the conditions at Vcc = 5 V, Ta = 25 ± 2 °C, f<sub>v</sub> = 60 Hz, whereas a power dissipation check pattern below is displayed.





#### 3.2 BACKLIGHT INVERTER UNIT

# 3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol		Value	Unit	Note	
Parameter	Symbol	Min.	Min. Typ. Max.			
Lamp Voltage	$V_W$	-	1250	-	$V_{RMS}$	$I_{L} = 5.2 \text{mA}$
Lamp Current	Ι <sub>L</sub>	4.7	5.2	5.7	$mA_{RMS}$	(1)
		-	-	2420	$V_{RMS}$	(2), Ta = 0 °C
Lamp Starting Voltage	Vs	-	-	2330	$V_{RMS}$	(2), Ta = 25 °C
Operating Frequency	Fo	40	-	70	KHz	(3)
Lamp Life Time	$L_BL$	50,000		-	Hrs	(4)



Global LCD Panel Exchange Center


Issued Date: May 12, 2006 Model No.: V315B1 - L01

Tentative

# **3.2.2 INVERTER CHARACTERISTICS** (Ta = $25 \pm 2$ °C)

Parameter	Symbol		Value		Unit	Note		
Farameter	Symbol	Min.	Min. Typ. Max.		Offic	INOLE		
Power Consumption	$P_{BL}$	-	120	-	W	$(5),(6), I_L = 5.2mA$		
Input Voltage	$V_{BL}$	22.8	24	25.2	$V_{DC}$			
Input Current	$I_{BL}$	-	5.0	-	Α	Non Dimming		
Input Ripple Noise	-	ı	-	500	$mV_{P-P}$	V <sub>BL</sub> =22.8V		
Backlight Turn on Voltage	$V_{BS}$	2420	-	ı	$V_{RMS}$	Ta = 0 °C		
Backlight full on voltage	<b>v</b> <sub>BS</sub>	2330	-	ı	$V_{RMS}$	Ta = 25 °C		
Oscillating Frequency	Fw	55	58	61	kHz			
Dimming frequency	F <sub>B</sub>	150	160	170	Hz			
Minimum Duty Ratio	D <sub>MIN</sub>	-	20	-	%			

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:



- Note (2) The lamp starting voltage V<sub>S</sub> should be applied to the lamp for more than 1 second under starting up duration. Otherwise the lamp could not be lighted on completed.
- Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.
- Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the



**Tentative** 

condition at Ta = 25  $\,\pm2^{\circ}\!\mathrm{C}^{\phantom{0}}$  and IL = 4.9 ~ 5.5 mA<sub>RMS</sub>.

- Note (5) The power supply capacity should be higher than the total inverter power consumption P<sub>BL</sub>. Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.
- Note (6) The measurement condition of Max. value is based on 32" backlight unit under input voltage 24V, average lamp current 5.2 mA and lighting 30 minutes later.

#### 3.2.3 INVERTER INTERFACE CHARACTERISTICS

Parameter		Symbol	Test		Value		Unit	Note
Farameter		Syllibol	Condition	Min.	Typ.	Max.	Offic	Note
On/Off Control	ON	\/		2.0	ı	5.0	V	
Voltage	OFF	$V_{BLON}$		0	ı	8.0	V	
Internal/External	HI	W		2.0	ı	5.0	V	
PWM Select Voltage	LO	$V_{SEL}$		0	-	0.8	V	
Internal PWM	MAX	\/	V <sub>SEL</sub> = L	ı		3.0	V	minimum duty ratio
Control Voltage	MIN	$V_{IPWM}$	V <sub>SEL</sub> - L	ı	0	-	V	maximum duty ratio
External PWM	HI	\/	V <sub>SEL</sub> = H	2.0		5.0	V	duty on
Control Voltage	LO	$V_{\text{EPWM}}$	V <sub>SEL</sub> - H	0		0.8	V	duty fff
Control Signal Rising	Time	Tr	-	-		100	ms	
Control Signal Falling	Time	$T_f$	_		_	100	ms	
PWM Signal Rising	Time	TPWMR				50	us	
PWM Signal Falling	Time	T <sub>PWMF</sub>	_		_	50	us	
Input impedanc	Input impedance		_	1	_	_	$M\Omega$	
BLON Delay Time		Ton		500	_	_	ms	
BLON Off Time	9	Toff		500	_	_	ms	

Note (1) The SEL signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM selection (SEL) during backlight turn on period.

Note (2) The power sequence and control signal timing are shown as the following figure.






Tentative

## 4. BLOCK DIAGRAM

#### 4.1 TFT LCD MODULE





**Tentative** 

#### 5. INTERFACE PIN CONNECTION

#### **5.1 TFT LCD MODULE**

# **CNF1 Connector Pin Assignment**

Pin No.	Symbol	Description	Note
1	ODSEL	Overdrive Lookup Table Selection	(2)
2	RPF	Display Rotation	(3)
3	NC	NC	(4)
4	GND	Ground	
5	RX0-	Negative transmission data of pixel 0	
6	RX0+	Negative transmission data of pixel 0	
7	GND	Ground	
8	RX1-	Negative transmission data of pixel 1	
9	RX1+	Positive transmission data of pixel 1	
10	GND	Ground	
11	RX2-	Negative transmission data of pixel 2	
12	RX2+	Positive transmission data of pixel 2	
13	GND	Ground	
14	RXCLK-	Negative of clock	
15	RXCLK+	Positive of clock	
16	GND	Ground	
17	RX3-	Negative transmission data of pixel 3	
18	RX3+	Positive transmission data of pixel 3	
19	GND	Ground	
20	NC	NC	(4)
21	SELLVDS	Select LVDS data format	(5)
22	NC	NC	(4)
23	GND	Ground	
24	GND	Ground	
25	GND	Ground	
26	VCC	Power supply: +5V	
27	VCC	Power supply: +5V	
28	VCC	Power supply: +5V	
29	VCC	Power supply: +5V	
30	VCC	Power supply: +5V	

Note (1) Connector Part No.: FI-X30SSL-HF(JAE) or compatible

Note (2) Overdrive lookup table selection. The Overdrive lookup table should be selected in accordance to the frame rate to optimize image quality.

ODSEL	Note
L or Open	Lookup table was optimized for 60 Hz frame rate.
Н	Lookup table was optimized for 50 Hz frame rate.

Note (3) Low or open: normal display (default), High: display with 180 degree rotation

Note (4) Reserved for internal use. Left it open.

Note (5) Ground: JEIDA, High or OPEN: Normal LVDS format

Please refer to 5.5 LVDS INTERFACE (Page 16)



Tentative

#### **5.2 BACKLIGHT UNIT**

The pin configuration for the housing and leader wire is shown in the table below.

CN3-CN10 (Housing): SM02(8.0)B-BDBS-1(LF)(SN) or equivalent


Pin No.	Symbol	Description	Wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White

Note (1) The backlight interface housing for high voltage side is a model BHR-03VS-1, manufactured by JST or equivalent. The mating header on inverter part number is SM02(8.0)B-BHS-1-TB(LF).

CN2 (Housing): ZHR-2 (JST) or equivalent

Pin No.	Symbol	Description	Wire Color
1	LV	Low Voltage (+)	Black
2	LV	Low Voltage (-)	White

Note (2) The backlight interface housing and return cable for low voltage side is a model ZHR-2, manufactured by JST or equivalent. The mating header on inverter part number is S2B-ZR-SM3A-TF(D)(LF) or equivalent.





Global LCD Panel Exchange Center

Issued Date: May 12, 2006 Model No.: V315B1 - L01

Tentative

## **5.3 INVERTER UNIT**

CN1(Header): S14B-PH-SM3-TB(D)(LF)(JST) or equivalent..

Pin No.	Symbol	Description
1		
2		
3	VBL	+24V Power input
4		
5		
6		
7		
8	GND	Ground
9		
10		
11	ERR	Normal (GND)
		Abnormal (5V)
12	BLON	Backlight on/off control
13	I_PWM	Internal PWM control signal
14	E PWM	External PWM control signal
14		PWM should be connected to high or open when External PWM was selected.

CN2(Header): S2B-ZR-SM3A-TF(D)(LF)(JST) or equivalent

Pin No.	Symbol	Description
1	CCFL COLD	CCFL low voltage (+)
2	CCFL COLD	CCFL low voltage (-)


CN3-CN8(Header): SM02(8.0)B-BDBS-1(LF)(SN) or equivalent.

Pin No.	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage



Tentative

#### **5.4 BLOCK DIAGRAM OF INTERFACE**



R0~R7 : Pixel R Data G0~G7 : Pixel G Data

B0~B7 : Pixel B Data

DE : Data enable signal

Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.



**Tentative** 

## 5.5 LVDS INTERFACE

5.5	5.5 LVDS INTERFACE													
	SIG	NAL		NSMITTER 3LVDM83A	INTERI CONNE			CEIVER 31VDF84A	TFT CO					
	SELLVDS=	SELLVDS=							SELLVDS=	SELLVDS				
	H or OPEN	L	PIN	INPUT	Host	TFT-LCD	PIN	OUTPUT	H or OPEN	=L				
	R0	R2	51	TxIN0			27	Rx OUT0	R0	R2				
	R1	R3	52	TxIN1			29	Rx OUT1	R1	R3				
	R2	R4	54	TxIN2	TA OUT0+	Rx 0+	30	Rx OUT2	R2	R4				
	R3	R5	55	TxIN3			32	Rx OUT3	R3	R5				
	R4	R6	56	TxIN4			33	Rx OUT4	R4	R6				
	R5	R7	3	TxIN6	TA OUT0-	Rx 0-	35	Rx OUT6	R5	R7				
	G0	G2	4	TxIN7			37	Rx OUT7	G0	G2				
	G1	G3	6	TxIN8			38	Rx OUT8	G1	G3				
	G2	G4	7	TxIN9			39	Rx OUT9	G2	G4				
	G3	G5	11	TxIN12	TA OUT1+	Rx 1+	43	Rx OUT12	G3	G5				
	G4	G6	12	TxIN13			45	Rx OUT13	G4	G6				
	G5	G7	14	TxIN14			46	Rx OUT14	G5	G7				
	В0	B2	15	TxIN15	TA OUT1-	Rx 1-	47	Rx OUT15	В0	B2				
	B1	В3	19	TxIN18			51	Rx OUT18	B1	В3				
24	B2	B4	20	TxIN19		·	53	Rx OUT19	B2	B4				
bit	В3	B5	22	TxIN20			54	Rx OUT20	В3	B5				
	B4	В6	23	TxIN21	TA OUT2+	Rx 2+	55	Rx OUT21	B4	В6				
	B5	В7	24	TxIN22			1	Rx OUT22	B5	В7				
	DE	DE	30	TxIN26			6	Rx OUT26	DE	DE				
	R6	R0	50	TxIN27	TA OUT2-	Rx 2-	7	Rx OUT27	R6	R0				
	R7	R1	2	TxIN5			34	Rx OUT5	R7	R1				
	G6	G0	8	TxIN10			41	Rx OUT10	G6	G0				
	G7	G1	10	TxIN11			42	Rx OUT11	G7	G1				
	B6	В0	16	TxIN16	TA OUT3+	Rx 3+	49	Rx OUT16	B6	В0				
	B7	B1	18	TxIN17			50	Rx OUT17	B7	B1				
	RSVD 1	RSVD 1	25	TxIN23			2	Rx OUT23	NC	NC				
	RSVD 2	RSVD 2	27	TxIN24	TA OUT3-	Rx 3-	3	Rx OUT24	NC	NC				
4	RSVD 3	RSVD 3	28	TxIN25			5	Rx OUT25	NC	NC				
	DC	LK	31	TxCLK IN	TxCLK OUT+	RxCLK IN+	26	RxCLK	DC	LK				
					TxCLK OUT-	RxCLK IN-		OUT						

R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal

Notes(1) RSVD(reserved)pins on the transmitter shall be "H" or( "L" or OPEN)





**Tentative** 

# **5.6 COLOR DATA INPUT ASSIGNMENT**

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

										1		Da	ata	Sigr	nal			ı							
	Color			ı	Re	ed							G	reer	1				1	1	Blı	Je		1	
	1	R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	В6	В5	B4	В3	B2	В1	В
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	(
Basic	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	ŀ
Colors	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Scale	:	:	:	:	:	:	:	:	3	÷	i.	:	):	:	:	:	:	:	:	:	:	:	:	:	
Of	:	:	:	:	:	:	:	:	÷		:		:	:	:	:	:	:	:	:	:	:	:	:	
Red	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Neu	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
Gray	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
Scale	:	:				:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Of	:	1	:		:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Green	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	
Green	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	L
	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
Gray Scale	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
Of	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	
Blue	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	

Note (1) 0: Low Level Voltage, 1: High Level Voltage





Tentative

# 6. INTERFACE TIMING

#### **6.1 INPUT SIGNAL TIMING SPECIFICATIONS**


The input signal timing specifications are shown as the following table and timing diagram.

			•				
Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
	Frequency	1/Tc	65	86	88	MHz	
LVDS Receiver Clock	Input cycle to cycle jitter	Trcl	-	-	200	ps	
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	
LVDS Receiver Data	Hold Time	Tlvhd	600	-	-	ps	
	Frame Rate	Fr5	47	50	53	Hz	(2)
	Frame Nate	Fr6	57	60	63	Hz	(2)
Vertical Active Display Term	Total	Tv	778	795	888	Th	Tv=Tvd+Tvb
	Display	Tvd	768	768	768	Th	_
	Blank	Tvb	10	27	120	Th	-
	Total	Th	1436	1798	1936	Tc	Th=Thd+Thb
Horizontal Active Display Term	Display	Thd	1366	1366	1366	Tc	-
	Blank	Thb	70	432	570	Tc	_

Note (1) Since this module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

(2) Please refer to 5.1 for detail information.

# **INPUT SIGNAL TIMING DIAGRAM**








**Tentative** 

# LVDS RECEIVER INTERFACE TIMING DIAGRAM






Global LCD Panel Exchange Center

Issued Date: May 12, 2006 Model No.: V315B1 - L01

Tentative

## **6.2 POWER ON/OFF SEQUENCE**

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



**Power ON/OFF Sequence** 

- Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.
- Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.
- Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance.
- Note (4) T4 should be measured after the module has been fully discharged between power off and on period.
- Note (5) Interface signal shall not be kept at high impedance when the power is on.





**Tentative** 

# 7. OPTICAL CHARACTERISTICS

#### 7.1 TEST CONDITIONS

Item	Symbol	Value	Unit				
Ambient Temperature	Ta	25±2	°C				
Ambient Humidity	Ha 50±10		%RH				
Supply Voltage	V <sub>cc</sub>	5.0	V				
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"						
Lamp Current	I <sub>L</sub>	$5.2\text{mA}\pm0.5$	mA				
Oscillating Frequency (Inverter)	F <sub>W</sub>	58±3	KHz				
Frame rate		60	Hz				

#### 7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).


Ite	em	Symbol	Condition	Min.	Тур.	Max.	Unit	Note
Contrast Ratio		CR			(1500)	-	-	(2)
Response Time		Gray to gray average	θ <sub>x</sub> =0°, θ <sub>Y</sub> =0°	-	(8)	(12)	ms	(3)
Center Luminance of White		L <sub>C</sub>			(500)	-	cd/	(4)
Average Luminance of White		L <sub>AVE</sub>			(400)	-	cd/	
White Variation		δW		_	-	1.3	-	(7)
Cross Talk		CT		-	-	4.0	%	(5)
Color Chromaticity	Red	Rx	Viewing Normal		(0.642)		-	(6)
		Ry	Angle		(0.331)		-	
	Green	Gx	3		(0.272)		-	
		Gy			(0.594)		-	
	Blue	Bx			(0.143)		-	
		Ву			(0.066)		-	
	White	Wx			0.280		-	
		Wy			0.285		-	
	Color Gamut	CG			72		%	NTSC
Viewing Angle	Horizontal	$\theta_{x}$ +	CR≥20		88	-	Deg	(1)
		$\theta_{x}$ -			88	-		
	Vertical	$\theta_{Y}$ +			88	-		
		θ <sub>Y</sub> -			88	-		



Tentative

Note (1) Definition of Viewing Angle ( $\theta x$ ,  $\theta y$ ):

Viewing angles are measured by EZ-Contrast 160R (Eldim)



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.


Contrast Ratio (CR) = L255 / L0

L255: Luminance of gray level 255

L 0: Luminance of gray level 0

CR = CR (5), where CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

Note (3) Definition of Gray to Gray Switching Time:







Global LCD Panel Exchange Center

Issued Date: May 12, 2006 Model No.: V315B1 - L01

Tentative

The driving signal means the signal of gray level 0, 63, 127, 191, 255.

Gray to gray average time means the average switching time of gray level 0 ,63,127,191,255 to each other.

Note (4) Definition of Luminance of White (L<sub>C</sub>, L<sub>AVE</sub>):

Measure the luminance of gray level 255 at center point and 5 points

$$L_{C} = L(5)$$

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

where L (x) is corresponding to the luminance of the point X at the figure in Note (7)


Note (5) Definition of Cross Talk (CT):

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where:

Y<sub>A</sub> = Luminance of measured location without gray level 0 pattern (cd/m<sup>2</sup>)

Y<sub>B</sub> = Luminance of measured location with gray level 0 pattern (cd/m<sup>2</sup>)








**Tentative** 

#### Note (6) Measurement Setup:


The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.



#### Note (7) Definition of White Variation ( $\delta W$ ):

Measure the luminance of gray level 255 at 5 points

 $\delta W = Maximum [L (1), L (2), L (3), L (4), L (5)] / Minimum [L (1), L (2), L (3), L (4), L (5)]$ 





**Tentative** 

## 8. PRECAUTIONS

#### 8.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas. The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

#### **8.2 SAFETY PRECAUTIONS**

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.






Tentative

**②** 

# 9. MECHANICAL CHARACTERISTICS





Tentative

**②** 

